Implementing PID loop using FPGAbased platform: Case Study

Kostiantyn Leontiiev, Technical Director

12th International Workshop on Application of FPGA,

October 14-16, 2019 Budapest, Hungary



Agenda

- RadICS Platform Overview
- PID Controller Implementation
- Implementation results
- Conclusions



RadICS Platform Overview



RadICS Platform Overview. HW

Status update:

- FPGA-based
- Approved by US NRC to be used in safety I&C systems in USA
- IEC 61508:2010 SIL 3 architecture (in one chassis) was updated (including support SW)
- Three new modules were added (WAIM, TIM, RIM)





RadICS Platform Overview. SW

→ RPCT Integrated

Development				ecourts		Value
	Object	EquipmentIDTemplate SVSTEMID_1	Place	/ State Modifie	Property	Value
	E RACK_1	\$(PARENT)_RACKID		Modifie	Caption	Ethernet Adapter 1
	E Workstation	S(PARENT)_WS00	0	Modifie	EquipmentID	SYSTEMID_1_RACKID_CH01_MD00_ETHERNET01
Environment (IDE)	Application Data Service Archive Service	S(PARENT)_ADS S(PARENT)_ARCHS		Modific Modific	EquipmentIDTemplate	S(PARENT) ETHERNETO1
	Configuration Service	S(PARENT)_CEGS		Modifie	Place	
	Monitor	S(PARENT)_MONITOR		Modifie	E Network	
	TuningClient	S(PARENT)_TUN		Modifie	DverrideTuningDataWordCou	unt -1
	TuningService ECCHASSIS 1	S(PARENT)_TUNS S(PARENT)_CHS(PLACE)	3	Modifie Modifie	TuningEnable	True
	IEI LM1-SF00	S(PARENT)_MD00	0	Modifie	TuninglP	192.168.31.1
	Ethernet Adapter 1	S(PARENT)_ETHERNET01	- 1	Modifie	TuningPort	50000
	Ethernet Adapter 2 Ethernet Adapter 3	S(PARENT)_ETHERNET02 S(PARENT)_ETHERNET03	2	Modifie Modifie	TuningServiceID	SYSTEMID 1 RACKID WS00 TUNS
	Opto Port 1	S(PARENT)_ETHERNETUS S(PARENT)_OPTOPORT01	4	Modifie	reningsericeio	STATEME TORCES TORS
Mondura -	Opto Port 2	S(PARENT) OPTOPORT02	5	Modifie		
Schema View Tools ?	Opto Port 3	S(PARENT)_OPTOPORT03	6	Modifie		
	E Input Controller	S(PARENT)_CTRLIN	7	Modifie		
1 T C O Q AP CAC C Q Q	E Platform Interface Control	S(PARENT)_CTRLOUT	6	Modifie Modifie		
replacement of science mail Lacuescon	DIM	S(PARENT) MDS(PLACE)	ī	Modifie		
fication logic schema with calculation	AIM	S(PARENT)_MDS(PLACE)	2	Modifie		
	AOM DOM	S(PARENT)_MDS(PLACE) S(PARENT)_MDS(PLACE)	4	Modifi∈ Modifi∈ ▼	2	
Poula Andication Logic Clu	up.n. DOM	S(PARENT)_MUS(PLACE)	1	Modifie		
				la contra	1	
						Opened: 127.0.0
2 mitaby to 2 mita	(GS00/)					
**************************************	a Yum					
40 1e-02						\mathbf{A}
		Innitai	rinz	N Or		ng System
				ום ג		
				<i>,</i>		
m,10 · · · · · · · · · · · · · · · · · · ·				<i>.</i> –		
				/ N	/IATS)	
				(()		
2000 · · · · · · · · · · · · · · · · · ·						
	14 0					
+ P 10 10 10 10 10 10 10 10 10 10 10 10 10	14 0 St.		-			
4 STSTEMD RAXID OND	0 14	DCT	`` 4	· • • • • • •	a \/arifi	aatian Taal
					s venn	CAHON HOOL
	<u>ال</u>			.puu		cation Tool
ConfligService: 2 AppDataService: 3676 Project: mats_ved Build: 55 U	og E: 0 W: 0			-		
				/ Г	$(\mathbf{A} \mathbf{A} \mathbf{A})$	
				(6	())////	
					$\mathbf{V} \mathbf{V} \mathbf{I}$	
				`	/	

10 u7 - rpct_user_manual - Administrator

Add Object 🔻 Add From Preset Replace with Refresh Switch to Preset Connections

Equipment Application Signals Files Schemas Build Upload

File Administration Project Tools ?

Projects

RadICS Platform Overview. MATS

Functions:

- Configuration delivery
- Acquiring Application Data from FSC(s)
- Archiving Application Data
- Providing data to Client Software
- Visualization data to Operator(s)
- Tuning FSC parameters

Features:

Multiuser network environment (LAN TCP/IP)





RadICS Platform Overview. ROVT

Compilation results review. ROVT checks:

- > RPCT project build integrity,
- > compilation log,
- > LM resources consumption.

Static analysis. ROVT performs a set of checks to ensure:

- integrity of bitstream file,
- correctness of LM's binary commands translation,
- correctness of UAL itself

Review. ROVT generates a set of reverseengineered reports on:

- RPCT project UAL components and connections,
- HW configuration and tuning signals. Verifier has to compare design documentation with these reports and check if no discrepancies exists.





RadICS Platform Overview. UAL Design Principles

- Provide End-User with libraries for Application Design based on IEC 61131 list of components and our experience in Nuclear I&C systems development and supporting process;
- > Application level receives all needed diagnostic information;
- Application Functional Block Library (AFBL) components perform defensive measures to protect the application from "bad data";
- Each AFBL Component signals the "error" condition to the application via special pinouts and allow the End User decide what to do (safe state for the whole system or for the particular board, announcing etc.);



RadICS Platform Overview. UAL Design flows

1st Design Flow - User Application Logic (UAL) is a part of FPGA-design. UALdesigner operates with AFBL components directly (Quartus II is used, reverse engineering projects only);

2nd Design Flow - UAL is a bitstream generated by RadICS Platform Configuration Toolset (RPCT), stored in the Logic Module external EEPROM and processed by special AFB Controller inside the LM module FPGA each work cycle. UAL-designer operates with AFBL components via RPCT;



RadICS Platform Overview. AFB Controller

- AFB Controller is FSM which performs operations in accordance with UAL bitstream generated by RPCT and stored in external EEPROM;
- > AFB Controller doesn't have branches or cycles;
- > AFB Controller doesn't have interruptions;
- > AFB Controller provides determined processing time;
- AFB Controller operates with determined redundant and physically separated sets of AFBL Components;
- > AFB Controller is not able to modify UAL bitstream or any input data;
- AFB Controller performs self-diagnostics to detect possible failures (SEU and user errors);



RadICS Platform based installations

Starting from 2015 RPC Radiy installed 9 systems

Quartus support (4 systems):

- Embalse NPP Annunciation System
- RNPP (3rd unit) Nuclear Island and Conventiona Island I&C System,
- SUNPP (3rd unit) RTS

RPCT support (5 systems):

- ➢ RNPP (3rd unit) − SFAS
- KNPP (1st unit) SFAS, Nuclear Island I&C Syster
- SUNPP (3rd unit) SFAS, Nuclear Island I&C System





Motivation

To check if our equipment (both HW and support SW) are ready for high complexity projects implementation



PID Controller implementation



Object Description

Turbine automatic control and speed-up protection system (TCS) which is intended for (in normal and emergency modes of operation without operator intervention):

- Precise pressure and power regulation in accordance with defined static characteristic needed for the systems of frequency and active power secondary regulation.
- Automatic turbogenerator rotation frequency maintaining etc.



Object Description

TCS consists of two parts – electric and hydraulic

Electric part is divided into slow and fast-acting loops of turbine control In a slow-acting turbine control loop, impacts on the motor of the Turbine Control Mechanism (TCM) are formed to ensure normal (non-emergency) remote or automatic control of the turbine.

In accordance with a position of mode keyswitch in the main control room or in accordance with commands from automatic regulation devices there are several modes of operation. One of them is a mode of automatic pressure regulation before turbine (PM1 mode).



Object Description. Regulation law. Pressure mode

In the pressure mode commands "Increase" or "Decrease" are generated to provide the movement of the turbine's CV that is necessary to realize the regulation law in accordance with the formula:

$Y=(P-P_0) + K_n \cdot T_n \cdot dN/dt + K_p \cdot T_p \cdot dP/dt,$

where Y – control impact;

- K_P pressure transfer ratio in MSH;
- K_n electric power transfer ratio in the feedback loop;
- P the current pressure's value in MSH ;
- P_0 the setpoint value of pressure in MSH;
- T_n derivative time constant of electrical power;
- T_p derivative time constant of pressure in MSH.

* MSH – main steam header; CV – control valve



TCS Controller block diagram (PM1 mode)





Reactor Model



Reactor processes model (in the scope of APC, TCS)



Dynamic characteristics curves

Dynamic characteristics when disturbed by a control rod group (TCS controller is ON)





Implementation. Regulator





Implementation. Regulator. UFB





Implementation. Model



Reactor processes model (in the scope of APC, TCS)



Implementation. HMI





Implementation. Graphs







Implementation results

0 u7 -testing_project - Adm le Administration Project											- 0	
Projects Equipme		Application Signal	s Files	1	Schemas	bui	d	Upload	1			
Debug build	Tang I											
Important Wennings	0073 0075 0077 0077 0087 0087 0082 0083 0094 0085 0086 0087 0086 0087 0086 0087 0086 0087 0098 0099 0099 0099 0099 0099 0092 0093 0094 0092	14:44-11-5 14:44:11-5 14:44:11-5 14:44:11-5 14:44:11-5 14:44:11-5 14:44:11-5 14:44:11-5 14:44:11-5 14:44:11-5 14:44:11-5 14:44:11-5 14:44:11-5 14:44:11-5 14:44:11-5 14:44:11-5	22 Compilatic 23 Compilatic 26 Compilatic 26 Applicatio 26 Compilatic 26 Generatio 28 Generatio 29 File was c 29 File was c 20 File was c 20 File was c 20 File was c 20 File was c 21 Stade was 22 Over a sta	on pass on pass on pass on pass on of AF n of AF n of AF reated create	#1 for LM #1 for LM #1 for LM compiler p #2 for LM B initializa- plication k / SUBSYS / SUBSYS / SUBSYS / SUBSYS of SYSTEM .00% amony - 2. memory - 2. memory - 2. memory - 2. memory - 2. for LM	SYSTEMID SYSTEMID SYSTEMID ass #2 SYSTEMID tion code glic code Jpoly subsy ID00/subsy ID00	RACKID RACKID RACKID RACKID RACKID CHO_1. sid00-1. sid00-1. cH00_N & (1297 e - 5.46 	CH00MC CH01MC CH01MC 0CH00MC 0MD00.b asm mem tun tun too: clocks or % (13107 CH00MC	100 was st 100 was st 100 was st 100 was st in 13.51 µs o clocks or	arted arted arted arted f 1000 µs 136.53 µs) of 2500 µs	
	00099 0100 0113 0114 0115 0116 0118 0119	14:44:11:5 14:44:11:5 14:44:11:5 14:44:11:5 14:44:11:5 14:44:11:5 14:44:11:6	Compilation Compilation Carl File was on File was on File was on File was on File was on Geo Used reso Code men	in pass n of AF reated reated reated reated surces o norv - (#2 for LM B initializa : /0in/SYS : /SUBSYS : /SUBSYS : /SUBSYS of SYSTEM 0.37%	I SYSTEMID tion code TEMID_RAC ID00/subsy ID00/subsy ID00/subsy	RACK10 KID_CH0 sid00-2. sid00-2. sid00-2.)_CH01_ME)1_MD00.b asm mem tun				ا

Application Logic Design Flows. Comparison Table

Two different approaches of	UAL execution in the platform
FPGA only (1 st Design Flow)	FPGA (Controller) + external EEPROM (Logic) (2 nd Design Flow)
Feat	ures
Full parallelism is available	Only serial execution for application logic
UAL capacity depends on FPGA resources usage	UAL capacity depends on external EEPROM size
UAL change means FPGA ED recompilation	Frozen FPGA ED design.
FPGA vendor design tools are used to create and simulate UAL	RPCT
UAL V&V scope includes activities related to FPGA (LLS, STA, TS etc.)	UAL V&V process is simpler.
UAL designers have to be qualified in the field of HDL programming and be familiar with Logic Module ED architecture	Qualification requirements for designers are lower



Fast Compilation

Plant Protection System RPCT project with dozens of Logic Modules requires not more than 5 minutes to be compiled.

4.5 hours to compile one LM FPGA project

Flow:	Compilation	Customize
	Task	O Time
~	4 🕨 Compile Design	04:28:14
~	Analysis & Synthesis	00:52:51
~	Fitter (Place & Route)	03:00:55
×	Assembler (Generate programming files)	00:13:49
~	TimeQuest Timing Analysis	00:08:27
~	EDA Netlist Writer	00:04:44
	Program Device (Open Programmer)	

Equipme	Tools	Application Signa	ls Files	1	Schemas	Build	1	Upload	1			
Lopoprite		. pressor signe			Serenad	22.00		opioud				
	0071		31 Compilation		#1 for LM C		CKID		0	tortod		
. •			23 Compilation								llv finishe	d.
	0074						-				,	
			23 Compilation									
			26 Compilation	n pass	#1 for LM 9	SYSTEMID_RA	CKID_	CH01_MD	00 was s	uccessfu	lly finishe	d.
	0078		26 Application	logia	compiler po	aa #0						
	0079		26 Application	logic	compiler pa	ss #2						
			26 Compilation	n pass	#2 for LM S	SYSTEMID RA	CKID	CH00 MD	00 was s	tarted		
			26 Generation									
			28 Generation									
			33 File was cr						1 I			
			42 File was cr									
			57 File was cr 68 File was cr									
	0088			cateu.	, , 5005151	500/3003y3iu		un				
	0089) 14:44:11:5	72 Used resou	irces o	f SYSTEMI	_RACKID_CH	00_M	000:				
			72 Code mem									
			72 Bit-addres									
			72 Word-addr				1207	leeke er 1	2 51	of 1000	-	
			72 Input Data 72 Application) (IS)
	0095		72 Application	Logic	Frocessing	phase time	5.40	0 (1510) (150.55 p	13 01 2300	μэ)
	0096	5 14:44:11:5	72 Compilation	n pass	#2 for LM 9	SYSTEMID_RA		CH00_MD	00 was s	uccessfu	lly finishe	d.
	0097	7 14:44:11:5	72 Percent of	discre	tes transmi	tted via 1 op	to-por	t: 0				
	0098											
			72 Compilation				CKID_	CH01_MD	00 was s	tarted		
			72 Generation 73 File was cr				CHO					
			77 File was cr									
			79 File was cr									
			80 File was cr	eated:	SUBSYSIC	000/subsysid	00-2.t	un				
	0117											
			86 Used resou			D_RACKID_CH	01_M	000:				
	10119	9 14:44:11:6	86 Code mem	0ry - 0	1.37%							F
										1	<f7></f7>	<u>.</u>

5 minutes to compile whole system



ile Admin

Debug bu

Design UAL in Engineering Units

Behind the scenes conversion of analog signals to / from engineering units.

- 4 Signal processing	
ExcludeFromBuild	False
 FilteringTime 	0.00000
HighEngeneeringUnits	100.00
 HighValidRange 	100.00
 LowEngeneeringUnits 	0.00
LowValidRange	0.00
	2.00000
Unit	
5 Electric parameters	
 ElectricHighLimit 	10.0000
ElectricLowLimit	-10.0000
- ElectricUnit	V
SensorType	Minus10_Plus10_V





Order of AFBs Execution

RPCT defines a logically correct execution order regardless of AFBs positions within UAL Schema.



OUTPUT01 = OUTPUT02 = OUTPUT03



Loopbacks Processing

- RPCT identifies loopbacks in UAL project and forms a compilation error
- If loopback is really necessary the dedicated elements Loopback Source / Target shall be used



User Functional Block (UFB Schema)

- Predeveloped component
- Designed from AFBs only

#T #S	YST	ΈM	00			-				-			_						0 0 0				· · ·			· · · · · · · · · · · · · · · · · · ·	in 1 in 2	A	dd	er (for		. 3	: ; ; ;	put	S.	out		-	· · ·	-	
	- - - -			-	-		-		-				•	-	Ai			 				3 ook	 	its			- -	· · ·						-	-	•	-					
					-	į	n_1 n_2 n_3	2			-	in_	1	- ad	d_1	fp	out	 - - - -		- - - -	- - - -	in J			l l l			· · ·	-			- - -]	• • • • •			



Short Work Cycle

LM's resources usage LM Equipment ID Bit Memory, % | Word Memory, % | Code memory, % | IdrPhase Time, % | AlpPhase Time, % 30.08 l SFIT RACKID CH01 MD00 | 11 76.19 74.38 60.31 99.98 LM SFIT RACKID CH01_MD00 AFB components usage FSC work cycle ("scan time") is 5 ms. OpCode | Caption | UsagePercent | UsedInstances | MaxInstances | Version 2.34 256 1 LOGIC 6 206 2 | NOT 0.00 0 1 103 During this time the single Logic TCT 0.00 0 256 207 FLIP FLOP 0.00 0 256 106 4 Module is able to implement up to 256 5 CTUD 2.34 6 256 106 6 MAJ 3.13 8 256 106 7 SRSST 0.00 0 104 1 PID Controllers plus 256 Low Pass BCOD 0.00 0 256 103 8 9 BDEC 0.00 0 256 103 10 BCOMP 0.00 0 256 110 Filters. 11 DAMPER 100.00 256 256 11 111 13 MATH 0.78 2 256 104 14 SCALE 1.56 4 256 107 FUNC 0.00 0. 256 1 16 11 17 INT 100.00 256 256 5 20 DPCOMP 39.06 98 256 3 21 MUX 0.00 0 1 1 11 22 LATCH 100.00 256 256 3 23 | LIM 0.00 0 256 7 25 | POL 0.00 0 256 3 11 26 DER 100.00 256 256 4



27

28

MISMATCH

TCONV

0.00

0.00

0

0

1

0

256

256

Precise Signal Analyzing

Plant time stamp follows to each signal acquired by MATS.

This allows to analyze plant signals with 5

ms precision.



Multi-channel Logic Schemas

- Schema can be bound to several logic modules
- Multi-channel signals and links
- Multi-channel AFB elements





Buses

- Signals could be combined into buses
- Each bus has a customizable structure
- Bus Composer and Bus Extractor are used to combine/extract bus signals within a schema
- Specific AFB elements are used for buses processing

	11						_
BusTypeID State User	Property		Value				
ALG_MUM_IN	V Bus S	Settings					
BUIM_CTRL	A	utoSignalPlace	False				
BUIM_IN	N N	AanualBusSize	2				
BUS128	V Com						
BUS16		lusTypeID	SHKI MU	M CTRI			
BUS32		ileName		6/87300f-d227-4e55-999d-7bc445f5	1657 Lune Lune		
BUS64		liervarne	possible.	01013001-0227-4633-3330-10044313	ingying? (Ahe		
BUS96							
SHKI_MUM_CTRL							
SHKI_MUM_IN							-
TB_MUM_CTRL	SignallD	Caption Type	Format	Placement	^	Add	
TS_DATA	CDVL	CDVL Discrete		Offset 0, Bit 0		-	
	CDAR	CDAR Discrete	3	Offset 0, Bit 1		Edit	
TS_DATA_IN			8 S	Offset 0, Bit 2		Remon	
TS INDIC	CDDU	CDDU Discrete					
	CDDU CDWR	CDDU Discrete CDWR Discrete		Offset 0, Bit 3			
TS INDIC			1	Offset 0, Bit 3 Offset 0, Bit 4		Move U	P
TS INDIC	CDWR	CDWR Discrete				Move U	
TS INDIC	CDWR CDRS	CDWR Discrete CDRS Discrete	• • •	Offset 0, Bit 4			
TS INDIC	CDWR CDRS CDCO CDCC CDST	CDWR Discrete CDRS Discrete CDCO Discrete CDCC Discrete CDCC Discrete CDST Discrete		Offset Q, Bit 4 Offset Q, Bit 5 Offset Q, Bit 6 Offset Q, Bit 7		Move U	
TS INDIC	CDWR CDRS CDCO CDCC	CDWR Discrete CDRS Discrete CDCO Discrete CDCC Discrete		Offset 0, Bit 4 Offset 0, Bit 5 Offset 0, Bit 6		Move U	





Platform State Interfaces

The UAL can use a lot of diagnostic signals of the platform:

- Module temperature
- Module operating mode (STARTUP, RUN, RUN(SAFE), FAULTED, etc.)
- SOR and SOR Unit inputs states
- The validity of I/O signals

MD04_CTRLOUT_OUT32	А	Output
MD04_CTRLOUT_OUT32VALID	D	Input
MD04_PI_MODECONFIG	D	Input
MD04_PI_MODEFAULTED	D	Input
MD04_PI_MODEPOWEROFF	D	Input
MD04_PI_MODERUN	D	Input
MD04_PI_MODERUNSAFE	D	Input
MD04_PI_MODESTARTUP	D	Input
MD04_PI_SERIALNO	А	Input
MD04_PI_SORISSET	D	Input
MD04_PI_SORSWITCH1	D	Input
MD04_PI_SORSWITCH2	D	Input
MD04_PI_SORSWITCH3	D	Input
MD04_PI_TEMP	А	Input

Conclusions

- RPCT is much easier and convenient for UAL design then Quartus II especially in system by system modernization
- RPCT results are easy verifiable (ROVT, but can be done by other organization, cause the outputs are easily readable)
- > RadICS Platform (HW+ support SW) is ready to implement complex projects



Thank you for your attention!

Research & Production Corporation Radiy 29, Geroyiv Stalingrada Street, Kirovograd 25006, Ukraine e-mail: ksleontiev@radiy.com http://www.radiy.com

