Regulatory Experience in Using Int’l Standards for reviewing FPGA Systems

YONG-IL KWON (k722kyi@kins.re.kr)

I&C and Electrical Evaluation Department of KINS
Contents

I  Current Status of NPPs in Korea
II Regulatory Bases (legal system, standards)
III Use of International Standards
IV Key Requirements for FPGA Systems
V KINS Review Status
VI Summary
Current Status of NPPs in Korea

In operation
23 Units
(21,850 MW)

Under construction
5 Units
(7,000 MW)
Topics for Reviewing Digital I&C Systems

- EQ : Equipment Qualification
- CCF : Common Cause Failure
- CGI D : Commercial Grade Item Dedication
- SDOE : Secure Development & Operational Environment
11th Int’l Workshop on Application of FPGA in NPPs

Legal System of Nuclear Safety Regulation

- **Nuclear Safety Act**
- **Enforcement Decree of the Act**
- **Enforcement Regulation of the Act**
- **Regulations on Technical Standards for Nuclear Reactor Facilities, Etc.**
- **Notice of NSSC (Nuclear Safety & Security Commission)**
- **KINS Regulatory Guide(RG) & Safety Review Guideline(SRG)**

### Standards and Guidelines

- **KINS RG 8.13**
  - Use of Computer in Safety System
  - IEEE Std. 7-4.3.2

- **KINS RG 8.15**
  - SW V&V, Review/Audit
  - IEEE Std. 1012, 1028

- **KINS RG 8.16**
  - SW Configuration Management
  - IEEE Std. 828

- **KINS RG 8.17**
  - SW Test Documentation
  - IEEE Std. 829

- **KINS RG 8.18**
  - SW Unit Testing
  - IEEE Std. 1008

- **KINS RG 8.19**
  - SW Requirement Spec.
  - IEEE Std. 830

- **KINS RG 8.20**
  - SW Life Cycle Process
  - IEEE Std. 1074

- **KINS RG 17.12**
  - CGID
  - EPRI TR-106439

- **KINS SRG 7-13**
  - SW Review for Digital I&C System
  - NRC BTP 7-14

- **KINS SRG 7-15**
  - Use of PLC in Digital I&C System
  - EPRI TR-107330
Int’l Standards and Reports for FPGA Systems

# Documents in S/W Life Cycle

**NRC SRP BTP 7-14, “Guidance on S/W Reviews for Digital Computer-Based I&C Systems”**

<table>
<thead>
<tr>
<th>Planning</th>
<th>Require.</th>
<th>Design</th>
<th>Implement.</th>
<th>Integration</th>
<th>Validation</th>
<th>Installation</th>
<th>Operation/Maintenance</th>
</tr>
</thead>
<tbody>
<tr>
<td>Management</td>
<td>Requirement</td>
<td>Design</td>
<td>Coding</td>
<td>System Build</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Development</td>
<td>Specification</td>
<td>Specification</td>
<td>Listings</td>
<td>Documents</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>QA</td>
<td></td>
<td>H/W, S/W Architecture</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Integration</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Installation</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Maintenance</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Training</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Operation</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Safety</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>V&amp;V</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Test</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CM</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Design Outputs**

For each life cycle phase

- Safety Analysis
- V&V (Verification & Validation)
- CM (Configuration Management)

**Process Planning**

**Process Implementation**
## V&V Activities

- IEEE Std. 1012, “IEEE Standards for S/W Verification and Validation”

<table>
<thead>
<tr>
<th>Requirement</th>
<th>Design</th>
<th>Implementation/Integration</th>
<th>Validation(Test)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Traceability Analysis</td>
<td>Traceability Analysis</td>
<td>Traceability Analysis</td>
<td>Traceability Analysis</td>
</tr>
<tr>
<td>Security Analysis</td>
<td>Security Analysis</td>
<td>Security Analysis</td>
<td>Security Analysis</td>
</tr>
<tr>
<td>Hazard/Risk Analysis</td>
<td>Hazard/Risk Analysis</td>
<td>Hazard/Risk Analysis</td>
<td>Hazard/Risk Analysis</td>
</tr>
<tr>
<td>Test Plan</td>
<td>Test Plan</td>
<td>Test Procedure</td>
<td>Test Procedure</td>
</tr>
<tr>
<td>- System</td>
<td>- Component</td>
<td>- Component</td>
<td>- Acceptance</td>
</tr>
<tr>
<td>- Acceptance</td>
<td>- Integration</td>
<td>- Integration</td>
<td>- System</td>
</tr>
<tr>
<td></td>
<td></td>
<td>- Test Execution</td>
<td>- Component</td>
</tr>
<tr>
<td></td>
<td></td>
<td>- Acceptance</td>
<td>- Acceptance</td>
</tr>
<tr>
<td>Phase</td>
<td>SRP BTP 7-14 &amp; IEEE Std. 1012</td>
<td>Related Int’l Standards</td>
<td>IEC 62566</td>
</tr>
<tr>
<td>---------------------</td>
<td>---------------------------------------------------------------------</td>
<td>------------------------------------------</td>
<td>---------------------------------------------------------------------------</td>
</tr>
<tr>
<td>Requirement</td>
<td>Requirement Specification &amp; Evaluation</td>
<td>• IEEE Std. 7-4.3.2</td>
<td>Clause 6, “HPD Requirements Specification”</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• IEEE Std. 830</td>
<td></td>
</tr>
<tr>
<td>Design</td>
<td>Design Outputs(e.g. design spec., code) &amp; Evaluation</td>
<td>• IEEE Std. 7-4.3.2</td>
<td>Clause 8, “HPD Design &amp; Implementation”</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• IEEE Std. 829</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>• IEEE Std. 1008</td>
<td>Clause 9, “HPD Verification”</td>
</tr>
<tr>
<td>Implement., Integration</td>
<td>Component Test Documents(e.g. plan, procedure)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Validation (Test)</td>
<td>• Integration Outputs &amp; Evaluation</td>
<td>• IEEE Std. 7-4.3.2</td>
<td>Clause 10, “HPD aspects of System Integration”</td>
</tr>
<tr>
<td></td>
<td>• Integration Test Documents</td>
<td>• IEEE Std. 829</td>
<td></td>
</tr>
<tr>
<td></td>
<td>• System Test Documents</td>
<td></td>
<td>Clause 11, “HPD aspects of System Validation”</td>
</tr>
<tr>
<td></td>
<td>• Acceptance Test Documents</td>
<td></td>
<td>Clause 13, “HPD Production”</td>
</tr>
</tbody>
</table>
The existing standards for the below topics can be fully applied to both ‘FPGA’ and ‘micro-processor’. No more requirements for the topics are necessary.

Other Topics of IEC 62566

<table>
<thead>
<tr>
<th>Topic</th>
<th>Standards</th>
</tr>
</thead>
<tbody>
<tr>
<td>S/W Life Cycle Process (Clause 5)</td>
<td>• IEEE Std. 1074</td>
</tr>
<tr>
<td>S/W QA Plan (Clause 5)</td>
<td>• IEEE Std. 730</td>
</tr>
<tr>
<td>S/W CM Plan (Clause 5)</td>
<td>• IEEE Std. 828</td>
</tr>
<tr>
<td>CGI D (Clause 7)</td>
<td>• EPRI TR-106439, 3002002982</td>
</tr>
<tr>
<td>S/W Tool Qualification (Clause 15)</td>
<td>• NRC RG 1.164</td>
</tr>
<tr>
<td>CCF (Clause 17)</td>
<td>• IEEE Std. 7-4.3.2</td>
</tr>
<tr>
<td></td>
<td>• IEEE Std. 7-4.3.2</td>
</tr>
<tr>
<td></td>
<td>• NRC SRP BTP 7-19</td>
</tr>
</tbody>
</table>
Key Requirements in Requirement Phase

- The followings shall be documented in the requirement specification.
  - electrical and temporal performance (e.g. setup/hold time, operating frequency)
  - profiles of interfaced signal and power supplies
  - operating temperature
- Example: EEPROM (I²C Bus) Datasheet

< Interface Profiles >

< Electrical Characteristics >

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{CC}$</td>
<td>Supply voltage</td>
<td>1.8</td>
<td>5.5</td>
<td>V</td>
</tr>
<tr>
<td>$T_A$</td>
<td>Ambient operating temperature</td>
<td>$-40$</td>
<td>$85$</td>
<td>°C</td>
</tr>
</tbody>
</table>
Key Requirements in Design/Implementation

- A synchronous architecture should be used. If not, all paths shall be analyzed.
- Post-syn. and post-P&R netlists shall be functionally equivalent to the RTL description.
  ▶ S/W tools may remove intended logic circuits for optimization.
- Constraints and parameters used in software tools (e.g. synthesis, P&R) shall be verified and placed under configuration management.
- All the features (e.g. functions, operation modes) mentioned in requirement specification and design specification shall be simulated in the component test.
- The test bench should have 100% code coverages for statement, branch, expression (condition) and FSM. If not, the documented justification shall be produced.
- The timing simulation and STA (Static Timing Analysis) for post-P&R netlist shall be performed for both “worst case” (setup time violation) and “best case” (hold time violation).
Key Requirements in Validation (1/2)

- Testing shall be performed to validate the real FPGA performance (functional, temporal, and electrical) described in requirement specification and design specification through measuring FPGA input/output signals.
- The equipment for the interface measurement shall be calibrated.
- Timing characteristics (e.g. data propagation delay, clock skew) of logic circuits are impacted by operating temperature and supply voltage.

< Setup/Hold Time >

< Diagram of Setup and Hold Times >
Key Requirements in Validation (2/2)

- To ensure timing requirements are met, the type test shall be performed for normal and abnormal service conditions (e.g. temperature, supply voltage) in accordance with IEEE Std. 323 and EPRI TR-107330.

![Temp./Humidity Profile of EPRI TR-107330]
Under Review: DFLC (Doosan FPGA Logic Controller)

- Software Classification: SIL 4 of IEEE Std. 1012 (Safety-Critical, Class 1E)
- Target System: I&C safety system of PWR plants
- Application for approval of 2 topical reports
  - 2 stages: "planning ~ requirement" and "design ~ validation"
- Current Review Status for the 1st TR
  - 2nd round RAI (Request for Additional Information)
  - Reviewing the adequacy of the following documents
    - topical report
    - 12 S/W planning documents, requirement specification
    - safety analysis, V&V and CM reports in requirement phase, etc.
  - Reviewing the compliance with IEEE Std. 7-4.3.2, IEC 62566, and EPRI TR-107330
    - software tool's qualification
    - environmental/seismic qualification and EMC
    - commercial grade item dedication
    - secure development and operational environment, etc.
Summary

◆ Activities to confirm S/W quality are totally different between micro-processor and FPGA systems because FPGA is originally hardware.
◆ Introduce the Korean legal system for nuclear safety regulation and international standards/reports employed for reviewing S/W quality of FPGA systems.
◆ Explain how KINS is using IEC 62566 with the existing requirements described in NRC BTP 7-14 and IEEE Std. 1012.
◆ Present the key requirements for FPGA systems in each phase of life cycle.
◆ Talk about KINS current status for reviewing the FPGA system (DFLC).
FPGA Development and V&V

**Dev. Flow**
- Design (RTL code)
  - Synthesis (post-syn. netlist)
  - P&R (post-P&R netlist)
  - Board (bitstream)

**V&V Activities**
- Simulation (function)
- Code review
- Model checking (FV)
- Simulation (equivalence)
- Equivalence checking (FV)
- Simulation with delay (equivalence, timing)
- STA
- Equivalence checking (FV)
- Validation test (function, timing, electrical)

- RTL: Register Transfer Level
- P&R: Place & Route
- FV: Formal Verification
- STA: Static Timing Analysis
Use of Pre-developed Items (1/2)

- If PDIs are used in the FPGA-based systems, the followings shall be met.
- In case of H/W IP cores,

According to EPRI 3002002982 “Revision 1 to EPRI NP-5652 and TR-102260” which is endorsed by NRC Regulatory Guide 1.164, a supplier (who is also a manufacturer) can use procured commercial parts without CGID. And a FPGA chip is regarded as at the level of parts.

- CGID : Commercial-Grade Item Dedication
- IP : Intellectual Property
Use of Pre-developed Items (2/2)

▷ If the FPGA chip is adequately controlled under QA Program (10CFR50 App. B), the FPGA chip and its H/W IP cores can be used without CGID.

Measures shall be established to assure that purchased material, equipment, and services conform to the procurement documents. These measures shall include provisions, as appropriate, for:
1) source evaluation and selection
2) objective evidence of quality
3) inspection at the contractor or subcontractor source
4) examination of products upon delivery.

▷ In case of S/W IP Cores,
- According to KINS Regulatory Guide 17.12, CGID for S/W IP Cores shall be carried out in accordance with EPRI TR-106439.

◆ If PDIs may include functions not required to implement the FPGA, such functions shall not be used within the FPGA.
Use and Qualification of S/W Tools

- One or both of the following methods shall be used to confirm that outputs of S/W tools (development, V&V) are suitable for use in safety systems.
  - defects not detected by S/W tools shall be detected by V&V activities
  - S/W tools shall be developed or procured under QA program
- The qualification process for S/W tools should take into account experience from prior use.
- S/W tools shall not change the intended functions by adding or deleting certain structures which the developers don’t know.
- The intended functionality and limitations of application for all S/W tools shall be identified and documented. The S/W tools and their outputs shall not be used outside their documented functionality or limitations of application without prior justification.