



# Acceptable FPGA Framework based on the IEEE Std-1012 and IEC Std-62566

**Oct. 8th , 2018**

**Jang Yeol Kim**

**KAERI**



# – Table of Contents –




- Overview
  - The Concept of V&V
- V&V Activities compiling from International Standard
- Acceptable V&V Framework
- BTP-14, IEEE Std-1012 and IEC Std-62566
- Conclusion

# The History of V&V


## PAST

- o Testing oriented V&V
- o Traceability
- o Safety & Security Testing



## Present

- o Item based(Embedded)
  - SW
  - SW + HW
  - Embedded(FPGA)
  - System
- o Standardization
  - USNRC-IEEE Std.
  - IAEA-IEC Std.
- o Item based V&V
  - Sil Level



## Future

- o Risk based V&V
- o Vulnerable of AI SW Safety
  - Need to know Decision Background

# Scope of V&V

- Safety-critical(Cat A) Software
  - To develop of Safety-critical SW for delivery to a customer
  - In-house
  - Use of SW for Licensing (Used for regulatory body)
  - COTS Software
- V&V Activities
  - Review
  - Audit
  - Analysis, Testing & Evaluation
  - Software Safety Analysis
  - COTS SW Evaluation
- Exception
  - Administration and Financial oriented SW such as MIS and commercial application software(MS-Office, VISIO etc.)

# Assumptions(1)

- The existence of a system requirement specification
  - Complete/Consistent/Unambiguous
- Provide a Hardware view of V&V
- How to setup for Acceptance Framework Criteria
  - Complete/Consistent/Unambiguous
  - Industrial + NPPs FPGA
    - IEEE Std-1012 : Typical
    - IEC Std-62566 : NPPs
  - Nuclear Safety System
    - 10CFR50
    - NUREG/DG-1054 -> RG 1.168  
{Independence/Audit/Configuration Mgt.}
    - IEEE Std-1074 : SWLC, Activity mapping

# Assumptions(2)


- Nuclear Safety System
  - IEEE Std-603 : NPP Safety System
  - IEEE Std 7-4.3.2 : HW, SW, I/F Safety System consideration factors
  - NUREG/BTP-14 : Relationship of SVV, SCM, and SSA
  - IEEE Std-1228
    - Software Safety Analysis
  - NUREG/CR-6421 ; COTS SW dedication
    - IEEE Std 7-4.3.2 : Tools Qualification

# Before starting V&V



- Preparing of QA Manual / QA Procedure
  - Work flow, Audit/Inspection Plan, Schedule and Date etc.
  - Several Forms
- Establishing of Baseline on Code Cut-off Date
  - Acceptable framework
  - USNRC-based vs IAEA-based
- Terms and Abbreviations for dedicated projects
- Document Deliverable List
  - MS-Excel or Project Management tool
  - Dev. And V&V

# Flow of Acceptable Framework







# Quality Assurance Activity


- o 10CFR50 Appendix B
- ASME/NQA-1-2008, Agenda-2009
- (KEPIC-2011 Appendix Full Revision)

**Continuous Improving**




- Safety and Reliability
- Licensing Suitability

# Concept of V&V



# Relationship of COTS, SSA, IV&V and SCM



# Relationship of V&V and other assurance

NO	Q	Role and Responsibility(R&R)	
1	SQA	Preparing SQAP Performing of Review Performing of In-process audit	
2	SCM	Preparing SCMP Performing of Functional Configuration Audit and Physical Configuration Audit	
3	SVV	Preparing SVVP Analysis of traceability Testing Supporting of SQA review Supporting of SSA on COTS dedication	QA, Eng, Dev.
4	SSA	Software Safety Analysis based on tracing information on SVV COTS Software Evaluation	


# Independence V&V Model

● In the combination of three parameter (Technical, Managerial and Financial) (IEEE Std-1012)

- Self-V&V
- Embedded V&V
- Classical Independent V&V
- Modern interactive V&V

- O Cross Reference Criteria
- IEEE Std. 7-4.3.2
  - ASME/NQA-1 2a part 2.7
  - IEC Std-987 part 6.2
  - IEC Std-60880
  - RTCA DO-178B
  - UK MOD00-55 Clause 15
  - IEEE Std-1012

(No Interaction) (Many interaction)



Classical IV&V :  
 Modified IV&V : Requirement  
 Internal iV&V : Requirement  
 Embedded V&V :


# Criteria for Traceability

- NPP Sys. Level : SR, IR and DS
- Forward <-> Backward
  - FPGA/SW : DS


Req. ID	DS		SRS		Review Comments
	TOC/Sec	Description	TOC/Sec	SRS Req.	

Design Phase : Anomaly Report(ANR)  
Test Phase : Test Exception Report(TER)


# Licensing Requirement



# V&V Requirement : Where am I?




(BTP-14)



(Ref: UCRL-ID-123349)



# Compliance Code & STD



**IEC Std-62566 [+]**

IEEE Std 7-4.3.2	Digital Computer Safety
IEEE 1012, IEEE 1028	SW V&V, Review&Audit
IEEE 828	SCM
IEEE 829	SW Test Doc.
IEEE 1008	Unit Test
IEEE 830	SRS
IEEE 1074	SWLC
EPRI-TR-106439	Qualification for COTS
BTP-14	SW Review Gud.
EPRI-TR-107330	PLC Eval Gud.

# Other Related Standards




Important to Safety System

Safety System (Class1E)

	IEC60987 Computer based Hardware	
RG1.152/IEEE7-4.3.2 Safety grade Digital Computer	IEC61500 Cat A Data Communication	
RG1.173/IEEE1074 SWLC Process	IEC60880 Cat A Functional Software	IEC62138 Cat B/ Cat C Functional Software
RG1.168/IEEE1012,1028 Software V&V, Review & Audit		
RG1.169/IEEE828 Software Configuration Management		
RG1.171/IEEE1008 Software Unit Test		
RG1.170/IEEE Std-829 Software Test Documentation		
RG1.172/IEEE Std-830 Software Requirement Specification		
	IEC62566 HDL Implementation Equipment Usage	
	IEC62645 Computer based System Security	
	IEC62671 Industrial Digital Equipment Usage	

# NUREG-0800/BTP-14

Software Life Cycle Activity Groups



**Total 13 Plans = Dev(8 Plans) + V&V(5 Plans)**




(Ref: NUREG-0800)

# SWLC : V+V=W Model

**V+V=W**

**O After 1<sup>st</sup> V and 2<sup>nd</sup> V**

- Simple
- Combined (Modified or Mixed)
- Full






# NUREG 0800/BTP-14 : Software Qualification

1. Plan Doc
  - SMP
  - SDP
  - SQAP
  - SVVP
  - SCMP

2. SSP
3. CDP
4. Cyber Security Policy and PLAN
5. Test Plan



(Prior to use)

PDS(COTS+Inhouse)  
CDP

Direct COTS  
Indirect COTS  
Supported COTS  
Unclassified COTS

# Mapping of Acceptance Framework




- Document Distribution Approval(DDA)
  - Peer Review & Comments
  - Prepared By-**IR By**-Reviewed By-Approved By
- Packing Policy : 13 Planning Doc.
  - DOR(Dev) : SMP, SDP, SIntP, SinstP, SmaintP, STrnP, SOP, SDOEP
  - DOR(V&V) : SQAP, SCMP, SSP, SVVP, STP,
    - Additional Two Plans(STP & SDOEP) : BTP HICB-14, 2007, Rev. 5

# [1012] V&V input-Tasks-V&V Output





## IEEE Std 1012



# BTP-14 : Functional vs Process

	Functional Char.	Process Char.
Quality Attributes	Accuracy, Functionality, Reliability, Robustness, Safety, Security, Timing	Completeness, Consistency, Correctness, Style, Traceability, Unambiguity, Verifiability





# IEEE Std-1012

Traceability Analysis	Software Requirements Evaluation	Interface Analysis
Correctness Consistency Completeness Accuracy	Correctness Consistency Completeness Accuracy Readability Testability	Correctness Consistency Completeness Accuracy Testability

# BTP-14 vs IEEE Std-1012

Evaluation Result	No. of Acceptable Quality Attribute	BTP-14 Quality Attribute Criteria
Satisfy	14	Accuracy, Functionality, Reliability, Robustness, Safety, Security, Timing, Completeness, Consistency, Correctness, Style, Traceability, Unambiguity, Verifiability
Needed Modify	0	N/A
Not Satisfy	0	N/A
Not Applicable	0	N/A

Evaluation Result	No. of Quality Attribute Acceptable	IEEE Std. 1012 Quality Attribute Criteria
Satisfy	13	TA <sup>1)</sup> (Correctness, Consistency, Readability, Accuracy) SRE <sup>2)</sup> (Correctness, Consistency, Completeness, Readability, Testability) IA <sup>3)</sup> (Correctness, Completeness, Accuracy, Testability)
Needed Modify	0	N/A
Not Satisfy	0	N/A
Not Applicable	2	SRE <sup>2)</sup> (Accuracy) IA <sup>3)</sup> (Consistency)

TA<sup>1)</sup>: Traceability Analysis

SRE<sup>2)</sup>: Software Requirement Evaluation

IA<sup>3)</sup>: Interface Analysis



# IEC Std-62566 Criteria



Framework	Key Req.	IEC 62566:2012 Criteria	Compliance	Comments
Organization	IV&V	9.1.1~9.1.4	Communication Channel	T, M, F
QA/SQA	QAM/QAP	5.4 HPD quality assurance plan Higher Level Std. : ASME/NQA-1(NUREG-0800/BTP-14)	From Issue to Ending	ANR/TER
COTS	Tool Qualification	9.3 Verification of the use of the Pre-developed Items	Comparison, Dedication	OER
SSA	Safety Analysis			Defense Design
SVV	[Design/Test] HPD, Sys Integration, Sys Validation	[9.1.6, 9.1.7, 9.1.9, 9.1.10] 9.2 Verification Plan, 9.4 Verification of the Design and Implementation, 9.5 Test-benches 9.6 Test Coverage, 9.7 Test Execution, 9.8 Static Verification {9.4, 9.5(9.5.1, 9.5.2), 9.6(9.6.1, 9.6.3, 9.6.4), 9.7(9.7.1, 9.7.2, 9.7.3), 9.8} 10.2.2 System Integration Plan 10.4 Integrated System Verification {10.4.2, 10.4.4, 10.4.7} 10.6 Integrated System Test Report 12.2 System Validation {11.2.1, 11.2.2, 11.2.3, 11.3.1, 11.3.2}	All design output vs V&V	Module-Unit-System Integration
SCM	DOC/Code	5.5 Configuration management	Thread PATH	Level of Depth

# Summary of IEEE Std-1012 VS IEC Std-62566

Major/(Supporting)  
 SysQA(SQA)  
 SQA(SCM)  
 SVV(SSA)  
 SSA(SVV)  
 COTS(SSA)



\* HDL-Programmed Devices(HPD)

# IEEE Std-1012 oriented V&V : Embedding IEC Std-62566



SWLC	IEEE Std-1012	IEC Std-62566
Concept	1012	<- (Added) Quality attributes
SRS	1012	<- (Added) Quality attributes
SDS	1012	<- (Added) Quality attributes
Imp.	1012 + NUREG 7006	-
Test	1012	<- IEC Std-62566
Installation and Check out	1012	<- IEC Std-62566

# Compiling of Planning phase Criteria



Management Characteristics	Implementation Characteristics	Implementation Characteristics
Purpose	Measurement	Budget
Organization	Procedures	Methods/tools
Oversight	Record keeping	Personnel
Responsibilities	Schedule	Standards
Risks		
Security		

# SRS/SDS V&V Pass/Fail Criteria

## 1. SRS Evaluation

- Licensing Suitability : BTP-14 (Functional Characteristics, Process Characteristics)
  - . Functional Characteristics : Accuracy, Functionality, Reliability, Robustness, Safety, Security, Timing
  - . Process Characteristics : Completeness, Consistency, Correctness, Style, Traceability, Unambiguity, Verifiability
- Detailed Doc. Evaluation : IEEE Std-1012 based
  - . Traceability Analysis : Correctness, Consistency, Completeness, Accuracy
  - . SW Req. Evaluation : Correctness, Consistency, Completeness, Accuracy, **Readability, Testability**
  - . I/F Analysis : Correctness, Consistency, Completeness, Accuracy, **Testability**

## 2. SRS Traceability : Key Requirement

- Internal : Section by Section
- External : Upper – Lower

## 3. Issuing Anomaly report

Evaluation Result	Regulatory Basis and Standards	Action
Satisfy	Fully reflected <sup>1)</sup>	Acceptable
Needed Modify	Properly reflected <sup>2)</sup>	Modification
Not Satisfy	Not reflected <sup>3)</sup>	Revision
	To be determined/Later <sup>4)</sup>	Revision
Not Applicable	Not Applicable <sup>5)</sup>	Acceptable

# Compiling of Requirement phase Criteria

## Check List for Requirement Phase Software V&V Checklist for BTP-14

## Appendix B. Requirement Phase Software V&V Checklist for IEEE Std-1012

Appendix A. Requirement Phase Software V&V Checklist for BTP-14

Classification <sup>1)</sup>	Detail Characteristic <sup>2)</sup>	ID <sup>3)</sup>	Evaluation Item <sup>4)</sup>	Evaluation result and Comment (FPM-01) <sup>5)</sup>	ANR No <sup>6)</sup>
Functional characteristic <sup>1)</sup> (B.3.3.1.1) <sup>2)</sup>	Accuracy <sup>3)</sup>	VR01-01 <sup>4)</sup>	Accuracy requirements should be provided for each input and each output variable. <sup>5)</sup>		
		VR01-02 <sup>4)</sup>	Accuracy requirements should be stated numerically, and appropriate physical units and error bounds should be supplied. <sup>5)</sup>		
		VR01-03 <sup>4)</sup>	Accuracy requirements should include a description of data type and data size for each input and output variable. <sup>5)</sup>		
	Functionality <sup>3)</sup>	VR02-01 <sup>4)</sup>	Functionality requires that the operations that must be performed for each mode of operation be completely specified. <sup>5)</sup>		
		VR02-02 <sup>4)</sup>	Functions should be specified in terms of inputs to the function, transformations to be carried out by the function, and outputs generated by the function. <sup>5)</sup>		
	Reliability <sup>3)</sup>	VR03-01 <sup>4)</sup>	Reliability requires that all requirements for fault tolerance and failure modes be fully specified for each operating mode. <sup>5)</sup>		
		VR03-02 <sup>4)</sup>	Software requirements for handling both hardware and		

Appendix B. Requirement Phase Software V&V Checklist for IEEE Std. 1012

Classification <sup>1)</sup>	Detail Characteristic <sup>2)</sup>	ID <sup>3)</sup>	Evaluation Item <sup>4)</sup>	Evaluation result and Comment (FPM-01) <sup>5)</sup>	ANR No <sup>6)</sup>
Traceability Analysis <sup>1)</sup> (Table 1c 9.2) <sup>2)</sup>	Correctness <sup>3)</sup>	VR15-01 <sup>4)</sup>	Are the relationships between each software requirement and its system requirement correct? <sup>5)</sup>		
	Consistency <sup>3)</sup>	VR16-01 <sup>4)</sup>	Are the relationships between the software and system requirements specified to a consistent level of detail? <sup>5)</sup>		
	Completeness <sup>3)</sup>	VR17-01 <sup>4)</sup>	Is every software requirement traceable to a system requirement with sufficient detail to show conformance to the system requirement? <sup>5)</sup>		
		VR17-02 <sup>4)</sup>	Are all system requirements related to software traceable to software requirements? <sup>5)</sup>		
	Accuracy <sup>3)</sup>	VR18-01 <sup>4)</sup>	Are the system performance and operating characteristics accurately specified by the traced software requirements? <sup>5)</sup>		
	Software Requirements Evaluation <sup>1)</sup> (Table 1c 9.2) <sup>2)</sup>	Correctness <sup>3)</sup>	VR19-01 <sup>4)</sup>	Do the software requirements satisfy the system requirements allocated to software within the assumptions, constraints, and operating environment for the system? <sup>5)</sup>	
VR19-02 <sup>4)</sup>			Do the software requirements comply with standards, references, regulations, policies, physical laws, and business rules? <sup>5)</sup>		

Needed insert column : Status(Open/Close, N/A etc.) after Rev. 0



# Compiling of Design phase Criteria

## Check List for SAD & SDS Phase Software V&V Checklist for BTP-14

## Appendix B. Design Phase Software V&V Checklist for IEEE Std-1012

A.1. Design Phase Evaluation for Software Architecture Description (SAD) in Design Activities<sup>1)</sup>

Classification <sup>2)</sup>	Detail Characteristic <sup>3)</sup>	ID <sup>4)</sup>	Evaluation Item <sup>5)</sup>	Evaluation result and Comment (FPM-01) <sup>6)</sup>	ANR No <sup>7)</sup>
Functional ↓ Characteristic ↓ (B.3.3.2.1) <sup>8)</sup>	Reliability <sup>9)</sup>	VD01-01 <sup>10)</sup>	Reliability requires that the combined hardware and software architecture be such that individual software element failure will not compromise safety. <sup>11)</sup>	-----	□
		VD01-02 <sup>12)</sup>	The software architecture should identify actions to be taken in the event of error detection. <sup>13)</sup>	-----	□
		VD01-03 <sup>14)</sup>	The hardware and software architecture should be reviewed to verify that the propagation of errors is controlled via a well-structured modular design. <sup>15)</sup>	-----	□
	Safety <sup>16)</sup>	VD02-01 <sup>17)</sup>	Safety requires that the software architecture introduce no new hazards into the safety system. <sup>18)</sup>	-----	□
		VD02-02 <sup>19)</sup>	The safety functions should be separated from normal operating and overhead functions, with well-defined and strictly controlled interfaces between them. <sup>20)</sup>	-----	□

A.2. Design Phase Evaluation for Software Design Specification (SDS) in Design Activities<sup>1)</sup>

Classification <sup>2)</sup>	Detail Characteristic <sup>3)</sup>	ID <sup>4)</sup>	Evaluation Item <sup>5)</sup>	Evaluation result and Comment (FPM-01) <sup>6)</sup>	ANR No <sup>7)</sup>
Functional ↓ Characteristic ↓ (B.3.3.3.1) <sup>8)</sup>	Accuracy <sup>9)</sup>	VD10-01 <sup>10)</sup>	Accuracy requires that all calculations be specified in such a way that the accuracy requirements for the calculations will be satisfied. <sup>11)</sup>	-----	□
		VD10-02 <sup>12)</sup>	Floating point arithmetic should be avoided; if that is not possible, special care must be taken to maintain the accuracy of the calculations. <sup>13)</sup>	-----	□
		VD10-03 <sup>14)</sup>		-----	□

Appendix B. Design Phase Software V&V Checklist for IEEE Std.1012<sup>1)</sup>

Classification <sup>2)</sup>	Detail Characteristic <sup>3)</sup>	ID <sup>4)</sup>	Evaluation Item <sup>5)</sup>	Evaluation result and Comment (FPM-01) <sup>6)</sup>	Note <sup>7)</sup>
Traceability ↓ Analysis ↓ (Table 1c.9.3) <sup>8)</sup>	Correctness <sup>9)</sup>	VD22-01 <sup>10)</sup>	Is the relationship between each design element and the software requirement(s) correct? <sup>11)</sup>	-----	□
		VD22-02 <sup>12)</sup>	Are the relationships between the design elements and the software requirements specified to a consistent level of detail? <sup>13)</sup>	-----	□
	Completeness <sup>14)</sup>	VD22-03 <sup>15)</sup>	Are all design elements traceable from the software requirements? <sup>16)</sup>	-----	□
		VD22-04 <sup>17)</sup>	Are all software requirements traceable to the design elements? <sup>18)</sup>	-----	□
Software ↓ Design ↓ Evaluation ↓ (Table 1c.9.3) <sup>19)</sup>	Correctness <sup>20)</sup>	VD25-01 <sup>21)</sup>	Does the software design satisfy the software requirements? <sup>22)</sup>	-----	□
		VD25-02 <sup>23)</sup>	Does the software design comply with standards, references, regulations, policies, physical laws, and business rules? <sup>24)</sup>	-----	□
		VD25-03 <sup>25)</sup>	Did the design sequences of states and state changes using logic and data flows couple with domain expertise, prototyping results, engineering principles, or other basis? <sup>26)</sup>	-----	□

# Compiling of Implementation phase Criteria

- Implementation Phase Software V&V Checklist for BTP-14
- Implementation Phase Software V&V Checklist for IEEE Std-1012
- NUREG/CR-7006 Code Review Checklist

\* Appendix A. Implementation Phase Software V&V Checklist for BTP-14

Classification	Detail Characteristic	ID	Evaluation Item	Evaluation result and Comment (FPM-01)	ANR No.
Functional Characteristic	Accuracy	VIP01-01	Accuracy requires that the actual source code be written so that the accuracy requirements and accuracy design specifications are met.		
		VIP01-02	Special care should be taken for floating point arithmetic, round-off errors, and the retention of precision during numerical operations.		
		VIP01-03	If mathematical subroutine libraries are used, the accuracy characteristics of the subroutines should be known and documented, and shown to meet the accuracy requirements and accuracy design specifications.		
	Robustness	VIP02-01	Robustness requires that the system be coded in such a way that corrupted data will not cause the safety system to fail.		

\* Appendix B. Implementation Phase Software V&V Checklist for IEEE Std. 1012

Classification	Detail Characteristic	ID	Evaluation Item	Evaluation result and Comment (FPM-01)	ANR No.
Traceability Analysis	Correctness	VIP12-01	Are the relationships between source code components and design elements correct?		
	Consistency	VIP13-01	Are the relationships between the source code components and design elements specified to a consistent level of detail?		
	Completeness	VIP14-01	Is every source code component traceable from the design elements?		
		VIP14-02	Are all design elements traceable to the source code components?		

\* Appendix C. Implementation Phase Traceability Matrix

Traceability analysis for SDS, Code List, and Code							
SDS		Code List		Code			
Section	Sub Section	File name	Lower File name	File Name	Module name	Lower File name	Note
CLFPM01 Control Logic IF Signal	CLFPM01_APP_INTERFACE	clfp01_top.p	clfp01_app_intf	clfp01_top	CLFPM01_APP_INTERFACE	clfp01_app_intf	
	CLFPM01_DATALINK_HANDLER		clfp01_dataink_ha ndle		CLFPM01_DATALINK_HANDLER	clfp01_dataink_hande	
	CLFPM01_CHECK_NORM_P33GD		clfp01_chk_norm_p33g d				
	CLFPM01_DISPLAY_STATUS		clfp01_display_sta tus		CLFPM01_DISPLAY_STATUS	clfp01_display_sta	
	CLFPM01_GEN_RESET_CLOCK		clfp01_gen_reset_c lk		CLFPM01_GEN_RESET_CLOCK	clfp01_gen_reset_clk	
	CLFPM01_IO_MODULE_HANDLER		clfp01_io_modul_h andle		CLFPM01_IO_MODULE_HANDLER	clfp01_io_modul_han	
	CLFPM01_INTERNAL_MEMORY		clfp01_mem		CLFPM01_INTERNAL_MEMORY	clfp01_mem	
	CLFPM01_NVRAM_BI_DIR_DATA_SEL		clfp01_nvram_bi_dir data		CLFPM01_NVRAM_BI_DIR_DATA_SEL	clfp01_nvram_bi_dir_dat	
	CLFPM01_NVRAM_HANDLER		clfp01_nvram_han dle		CLFPM01_NVRAM_HANDLER	clfp01_nvram_han	
	CLFPM01_NETWORK_MODULE_HANDLER		clfp01_netw_modul handle		CLFPM01_NETWORK_MODULE_HANDLER	clfp01_netw_modul_han	
	CLFPM01_INDICATION_PATTERN		clfp01_indicatn_p ttern		CLFPM01_INDICATION_TX_PATTERN	clfp01_indicatn_tx_sig	
	CLFPM01_GEN_CLR_ERRST		clfp01_gen_clr_err st		CLFPM01_GEN_CLR_ERRST	clfp01_gen_clr_errst	
	CLFPM01_USER_SET_PARAMETER		clfp01_usr_setpara m		CLFPM01_USER_SET_PARAMETER	clfp01_usr_set_param	
						CLFPM01_INDICATION_WRITE_NVRAM	clfp01_ind_wrt_nvram

\* Appendix D. NUREG/CR-7006 Code Review Checklist for CLFPM01

Quality Characteristics	Detail Characteristics	ID	Review Item	Significance	Evaluation result and Comment (FPM-01)	Note	
2.1 Reliability	Asynchronous Design	CR01-01	The FPGA design should be synchronous as much as possible. Asynchronous designs are expensive to place, test, and reworking is slow. Furthermore, the FPGA design tools do not generally support asynchronous timing constraint and analysis.				
		CR01-02	If asynchronous designs are used for 100% testability on any other reason, appropriate measures need to be taken to make sure that the output glitches and the bus errors are not affecting safe operation of the FPGA design.				
		CR01-03	These measures may include use of registered I/O or analog filtering of the FPGA outputs.				
	Metastability	CR02-01	Metastability can occur when an asynchronous input gets clocked within the FPGA, and it is expressed as an undetermined state at the output of a flip-flop.				
		CR02-02	The implementation shall resolve stray after the recovery time, which is on the order of several ns to several tens of ns for most of FPGAs.				

# Compiling of Test phase Criteria

- Component Test : Statement, Branch/Condition
- **Integration Test** : Load Balance, Resource(Memory Leak...)
- System Test : Functional, Performance, Interface, Error Injection

## Example of V&V task entry and exit criteria

. EX : Component Test

-> Entry Criteria

. Component Test Plan, Test Case Data,  
Driver(or Stub etc.), Test Platform/Tools

-> Exit Criteria

. Successful of all test coverage

. Statement/Branch/Condition, Expression, Finite State  
Machine, Line Coverage etc.

# Compiling of Installation and Checkout phase Criteria

---

- o Installation &
  - Installation configuration Table
    - . Integration Level → Phase(Intermediate Combination) -> Target
    - . Priority & Risk Level
- o INPUT – Integration Test Proc. - OUTPUT

(Operation and Maintenance) : Start-up, Operation, and Shutdown, {Updating Procedure}

- Factory Acceptance Test (FAT)
- Site Acceptance Test (SAT)

# Conclusion

- How to make a Acceptable Framework?
  - USNRC based IEEE-Std
  - IAEA based IEC-Std
- The Policy of Packing and Flexibility
- Stepping Stone Evaluation on Licensing Suitability
  - Compiling from Acceptable Framework
  - Baseline of Code Cut-off Date

**Thank you for your  
attention**

