



# Verification of FPGA application design by model checking

9th Workshop on the application of FPGAs in NPPs  
Antti Pakonen

VTT Technical Research Centre of Finland Ltd



## Scope: Verification of application design



## Program / Logic

# Function Block Diagram

## FPGA schematic

## VHDL

```
#include <stdio.h>
#include <stdlib.h>
#include <sys/types.h>
#include <sys/socket.h>

void server(portServer ports)
{
    int sockServer, sockServ2, sockClient;
    struct sockaddr_in sockAddr, addrClient, addrServ2;
    socklen_t lenAddrClient;

    if (sockServer = socket(AF_INET, SOCK_STREAM, 0)) == -1)
        perror("Error socket");
        exit(1);

    if (sockServ2 = socket(AF_INET, SOCK_STREAM, 0)) == -1)
        perror("Error socket");
        exit(1);

    bzero(&addrServ2, sizeof(addrServ2));
    addrServ2.sin_family = AF_INET;
    addrServ2.sin_port = htons(ports);
    addrServ2.sin_addr.s_addr = INADDR_ANY;
    bzero(&addrServ2, sizeof(addrServ2));
}
```

## Code / Netlist


C, Java...  
Assembly  
FPGA netlist



# Embedded System




PLC, FPGA,  
PC,  $\mu$ C...

# Model checking




## A short history

- Theory developed in early 1980s
- 1990s: hardware verification
- 2000s: software verification



# Model checking of control logic design

- Model checking **does** not apply to the evaluation of sophisticated control loops...
- ...but it is **very efficient** in the context of safety critical systems!
- Faults can be found in systems that have already undergone traditional V&V.
- Faults often involve scenarios that are difficult to come up with.






# NPPs in Finland




Image: Fennovoima

 FH1 (VVER-1200)

**Hanhikivi**

 OL1 (BWR) 1979

 OL2 (BWR) 1983

 OL3 (EPR)

**Olkiluoto**

**Loviisa**

 LO1 (VVER-440) 1977

 LO2 (VVER-440) 1980



Image: Hannu Tuovila / TVO



# VTT customer projects



## Olkiluoto 3 (under construction)

- Evaluation of NPP I&C system designs 2008-2011
- Evaluation of Olkiluoto 3 Protection System 2015
- **Evaluation of Olkiluoto 3 PACS 2015**



## Loviisa 1 & 2 I&C modernization


- Verification of nuclear automation 2009
- Verification of nuclear I&C in the LARA project 2012-2014
- Verification of nuclear I&C in the ELSA project 2016





## Hanhikivi 1 (decision-in-principle)

- Model checking of functional, architecture-level I&C 2016

## Digital I&C in Finnish NPPs



# Challenges: Modelling



```

Simantics_example.smv * SciTE
File Edit Search View Tools Options Language Buffers Help
1 Simantics_example.smv *

- MODULE LCT(IN1, IN1_FAULT, LIM, LIM_FAULT, HYST, HYST_FAULT)
-   VAR
-       last_value : boolean;
-   DEFINE

-       OUT :=
-       case
-           IN1_FAULT | LIM_FAULT | HYST_FAULT : last_value;
-           (IN1 < LIM): TRUE;
-           (IN1 > (LIM + HYST)): FALSE;
-           TRUE: last_value;
-       esac;

-       OUT_FAULT := IN1_FAULT | LIM_FAULT | HYST_FAULT;

-   ASSIGN
-       init(last_value) := FALSE;
-       next(last_value) := OUT;

- MODULE HCT(IN1, IN1_FAULT, LIM, LIM_FAULT, HYST, HYST_FAULT)
-   VAR
-       last_value : boolean;
-   DEFINE

-       OUT :=
-       case
-           IN1_FAULT | LIM_FAULT | HYST_FAULT : last_value;
-           (IN1 > LIM): TRUE;
-           (IN1 > (LIM - HYST)): FALSE;
-           TRUE: last_value;
-       esac;

-       OUT_FAULT := IN1_FAULT | LIM_FAULT | HYST_FAULT;

-   ASSIGN
-       init(last_value) := FALSE;
-       next(last_value) := OUT;
    
```



# Challenges: Counterexample visualization



```

Simantics_example.smv - SciTE
File Edit Search View Tools Options Language Buffers Help
1 Simantics_example.smv


elapsed: 0.00 seconds, total: 0.00 seconds
-- specification EF BLOCK_301_0.PUL001.previousGoodInput = TRUE is true
-- specification G !TANK01_REFILL_FAULT is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample
Trace Type: Counterexample
-> State: 1.1 <-
TANK01_L_S_1 = 0
TANK01_L_S_1_FAULT = FALSE
TANK01_L_S_2 = 0
TANK01_L_S_2_FAULT = FALSE
TANK01_L_S_3 = 0
TANK01_L_S_3_FAULT = FALSE
MAN_S_RESET = FALSE
MAN_S_RESET_FAULT = TRUE
BLOCK_201_0.LCT001.last_value = FALSE
BLOCK_201_0.LCT002.last_value = FALSE
BLOCK_201_0.LCT003.last_value = FALSE
BLOCK_201_0.HCT001.last_value = FALSE
BLOCK_201_0.HCT002.last_value = FALSE
BLOCK_201_0.HCT003.last_value = FALSE
BLOCK_201_0.TOF001.clock = 10
BLOCK_201_0.TOF001.previousGoodInput = FALSE
BLOCK_201_0.TOF002.clock = 10
BLOCK_201_0.TOF002.previousGoodInput = FALSE
BLOCK_301_0.PUL001.clock = 0
BLOCK_301_0.PUL001.previousGoodInput = FALSE
BLOCK_301_0.SR001.memory = FALSE
BLOCK_301_0.SR002.memory = FALSE
TANK01_FLUSH_FAULT = TRUE
TANK01_FLUSH = FALSE
TANK01_REFILL_FAULT = TRUE
TANK01_REFILL = FALSE
BLOCK_101_0.LEVEL_3_FAULT = TRUE
BLOCK_101_0.LEVEL_3 = 0
BLOCK_101_0.LEVEL_2_FAULT = TRUE
BLOCK_101_0.LEVEL_2 = 0
BLOCK_101_0.LEVEL_1_FAULT = TRUE
BLOCK_101_0.LEVEL_1 = 0
BLOCK_101_0.LCL001.OUT_FAULT = TRUE
BLOCK_101_0.LCL001.OUT = 0
BLOCK_101_0.LCL002.OUT_FAULT = TRUE
BLOCK_101_0.LCL002.OUT = 0
BLOCK_101_0.LCL003.OUT_FAULT = TRUE
BLOCK_101_0.LCL003.OUT = 0
BLOCK_201_0.ALARM_HI_FAULT = FALSE
BLOCK_201_0.ALARM_HI = TRUE
BLOCK_201_0.ALARM_LO_FAULT = FALSE
BLOCK_201_0.ALARM_LO = TRUE
BLOCK_201_0.LCT001.OUT_FAULT = TRUE
BLOCK_201_0.LCT001.OUT = FALSE
BLOCK_201_0.LCT002.OUT_FAULT = TRUE
BLOCK_201_0.LCT002.OUT = FALSE
BLOCK_201_0.LCT003.OUT_FAULT = TRUE
BLOCK_201_0.LCT003.OUT = FALSE
BLOCK_201_0.HCT001.OUT_FAULT = TRUE
BLOCK_201_0.HCT001.OUT = FALSE
BLOCK_201_0.HCT002.OUT_FAULT = TRUE
BLOCK_201_0.HCT002.OUT = FALSE
BLOCK_201_0.HCT003.OUT_FAULT = TRUE
BLOCK_201_0.HCT003.OUT = FALSE

BLOCK_301_0.SR002.memory = TRUE
-> State: 2.4 <-
-- specification G (!MAN_S_RESET_FAULT -> !TANK01_REFILL_FAULT) is true
-- specification G (!MAN_S_RESET_FAULT -> !TANK01_FLUSH_FAULT) is true
elapsed: 0.14 seconds, total: 0.32 seconds
>Exit code: 0

```




# Challenges: Requirement formalization




$$(G \text{ !Alarm}) \mid (!\text{Alarm } U (\text{Alarm} \ \& \ F \text{ Shutdown} \rightarrow (!\text{Shutdown } U ( (\text{Temperature} < 55) \ \& \ !\text{Shutdown} \ \& \ X ( !\text{Shutdown } U \text{ Feedback\_pump} = \text{OFF} ) ) ) )$$

$$G ( (\text{Shutdown} \ \& \ ! ( (\text{T4\_Level\_M} < 230) ) ) \rightarrow ( G ( \text{V15\_Open} ) \mid ! \text{V15\_Open} \ U ( \text{T4\_Level\_M} < 230 ) ) ) )$$



# MODCHK – graphical tools for I&C verification <sup>[1]</sup>

- Vendor-specific, proprietary function block libraries <sup>[2]</sup>
- Structural, composite models
- Verification with NuSMV 2.6.0
- Counterexample animation





[1] <https://www.simulationstore.com/node/52>

[2] A. Pakonen, T. Mätäsniemi, J. Lahtinen, T. Karhela, A Toolset for Model Checking of PLC Software, 18th IEEE International Conference on Emerging Technologies and Factory Automation, ETFA2013, 10-13 September 2013, Cagliari, Italy, Proceedings. IEEE (2013)

# MODCHK: Counterexample visualization

- 2D animation, with numerical monitors for analogue signals



# VHDL model checking





- **VHDL model checking tools** have been proposed. <sup>[1]</sup>
- "Tweaking" (simplification / abstraction) is still needed in the case of, e.g., timed delays.
  - Megahertz scale clock cycle vs. second-scale delays -> large integer variables & state space explosion <sup>[2]</sup>
- Theoretical problems for VHDL finite-state verification:
  - Increasingly delayed signal assignment nested in an infinite loop <sup>[1]</sup>
  - Non-halting recursive function with local variables <sup>[1]</sup>

[1] Déharbe, D., Shankar, S., Clarke, E.M.: Model Checking VHDL with CV. Proceedings of the Second International Conference on Formal Methods in Computer-Aided Design. FMCAD '98. 508-514. Springer-Verlag, London, UK, 1998


[2] Lahtinen, J., Ranta, J., Lötjönen L.: CORSICA 2013 work report: Test set generation, FPGA model checking, and fault injection. VTT Research Report VTT-R-00212-14, 2014.



# VHDL model checking – the "hard" way




ALARM  
MANUAL BYPASS  
COMMAND



# VHDL model checking with MODCHK

- Encapsulation of VHDL code
- Joint verification of  $\mu$ p and FPGA systems



## Application logic model checking: $\mu p$ vs. FPGA

$\mu p$ model checking	FPGA model checking
<b>FB:</b> Automatic model generation not possible, if the basic blocks are proprietary. Abstraction is also often needed.	<b>FB:</b> Automatic model generation not possible, if the basic blocks are proprietary. Abstraction is also often needed. <b>VHDL:</b> Automatic model generation not entirely feasible, e.g., timed delays have to be scaled.
<b>FB:</b> Graphical tools can be used for modelling & block-level counterexample animation.	<b>FB / VHDL:</b> Graphical tools can be used for modelling & block-level counterexample animation.

# VTT customer projects



## Olkiluoto 3 (under construction)

- Evaluation of NPP I&C system designs 2008-2011
- Evaluation of Olkiluoto 3 Protection System 2015
- **Evaluation of Olkiluoto 3 PACS 2015**



## Loviisa 1 & 2 I&C modernization


- Verification of nuclear automation 2009
- Verification of nuclear I&C in the LARA project 2012-2014
- Verification of nuclear I&C in the ELSA project 2016




## Hanhikivi 1 (decision-in-principle)

- Model checking of functional, architecture-level I&C 2016

## Digital I&C in Finnish NPPs



# OL3 I&C Architecture





# Priority and Actuator Control System (PACS) functions

- Between actuators and main I&C systems
- Controls:
  - Valves (control, isolation, solenoid)
  - Motors for various components (e.g. pumps, fans)
- Performs functions:
  - Prioritization of actuation requests
  - Drive actuation
  - Drive monitoring
  - Component protection (terminate command to valve if a travel limit and/or torque limit switch responds)

# PACS components

- To introduce diversity, OL3 PACS uses two different modules:
  - AV42
  - SPLM1-PC11



**A**  
**AREVA**  
**TELEPERM XS**


# AV42

- Areva NP AV42 Priority Actuation and Control (PAC) Module
- Two major components:
  - **Programmable logic device (PLD)**  
consisting of interconnected logic gate arrays
  - ASIC PROFIBUS controller for non-safety-related functions
- Detailed design specification, using the ALTERA tool for PLD programming with **predefined function blocks**
- Programming tool: ALTERA MAX+plus II




# AV42 PLD functions

- Safety-related functions implemented in the PLD:
  - Acquisition and prioritization of safety-related commands
  - Acquisition and processing of the checkback signals from the actuators
  - Command output and command termination
  - Output of signals to lamps on I&C panels
  - Test logic incl. lamp test
  
- Application I/O number: **60**
- Internal memories, delays



# SPLM1-PC11


- Logic functions for priority and monitoring are distributed among **two PLD devices**.
- a dedicated instance of the SPLM1 programmable logic module of the TELEPERM XS (TXS) equipment platform
- Detailed design specification using **VHDL**








## SPLM1-PC11 functions

- Safety-related functions implemented in the PLDs:
  - Acquisition and prioritization of safety-related commands
  - Acquisition and processing of the checkback signals from the actuators
  - Command output and command termination
  - Output of signals to lamps on I&C panels
  - Test logic incl. lamp test
- Application I/O number: **~40**
- VHDL code: ~2500 lines
- Internal memories, delays




# Verifying AV42

- Model built graphically, using MODCHK
- Model state space:  $\sim 10^{14}$  reachable states
- Analysis times: less than a second – some minutes (depending on property)




# Verifying PC11

- Model built manually based on VHDL code
- Model state space:  $\sim 10^{20}$  reachable states
- Analysis times: seconds




## Verifying the functionality of PS + AV42 + PC11

Confidential figure redacted.



# Verification results for the PLDs

- No issues relevant to safety were detected in the PLD application logics.
- Minor issues (no practical relevance) related to checkback delays – discrepancy between processing details and simplified presentation in the manuals





## Application logic: Microprocessor vs. FPGA

Microprocessor	FPGA
The application logic is designed using function blocks, or some other suitable programming language.	The application logic is designed using function blocks, or some other suitable programming language.
It is very easy to design an application logic that is very complex.	It is very easy to design an application logic that is very complex.
Most real-world applications are complex enough to prevent 100% functional testing.	Most real-world applications are complex enough to prevent 100% functional testing.
While requiring <i>some</i> effort, model checking is a relatively cheap method given the benefits.	While requiring <i>some</i> effort, model checking is a relatively cheap method given the benefits.

# Conclusions

- Model checking of FPGA designs is feasible in practice.
- Expertise is required, but work effort is calculated in days, not weeks.
- The analysis itself is *fast* and exhaustive, even when verifying systems that are consist of both microprocessor *and* FPGA application logic.
- <http://www.vttresearch.com/modelchecking>

