



Introduction to the I&C group at EDF SEPTEN and its activities

Ludovic Pietre-Cambacedes
I&C Group Manager, EDF SEPTEN

The I&C team of EDF SEPTEN - Missions



Responsible for the software qualification of...



Class 1 systems

Class 2 & 3 platforms

Smartdevices

IAEA NS-G-1.3		Systems Important to Safety			Systems not important to safety	
		Safety	Safety-related			
IAEA SSG-30	Function	Safety category 1	Safety category 2	Safety category 3		
	System	Safety class 1	Safety class 2	Safety class 3		
<i>Systems Important to Safety</i>						
IEC 61226	I&C function	Category A	Category B	Category C	Non-classified	
	I&C system	Class 1	Class 2	Class 3		
IEEE		Systems Important to Safety			Non-safety-related	
		Safety-related	5			
EUR ⁶	Safety level of functions / I&C systems	F1A	F1B	F2	NS (non-safety)	
<i>MDEP member states</i>						
Canada		Category 1	Category 2	Category 3	Category 4	
France		F1A	F1B	F2	Non-classified	
Finland		Class 2	Class 3	EYT/ STUK	EYT (classified non-nuclear)	
UK		Class 1	Class 2	Class 3	Non-classified	
United States		Systems Important to Safety			(not specified)	
		Safety-Related	5			
India		IA	IB	IC	NINS	
Japan		PS1/MS1		PS2/MS2	PS3/MS3	Non-nuclear safety
Korea		IC-1		IC-2	IC-3	
Russia		Class 2	Class 3		Class 4 (Systems not important to safety)	
<i>Others nuclear states</i>						
Switzerland		1	2	3	Non-classified	
Germany	I&C function	Category 1	Category 2	Category 3	Non-classified	
	I&C equipment	E1		E2		



IAEA NS-G-1.3		Systems Important to Safety			
	Function	Safety category 1	Category 3		Systems not important to safety
IAEA NS-G-30	System	Safety class 1	Class 3		
	I&C function	Category A	Category C		Non-classified
	I&C system	Class 1	Class 3		
		Safety-related			Non-safety-related
EUR ⁶	Level of I&C	F1A			NS (non-safety)
<i>MDEP member states</i>					
	Canada	Category 1	Category 3		Category 4
	France	F1A	F1B	F2	Non-classified
	Finland	Class 2	Class 3	EYT/ STUK	EYT (classified non-nuclear)
	UK	Class 1	Class 2	Class 3	Non-classified
Systems Important to Safety					
	ated	5			(not specified)
		IB	IC		NINS
	/MS1	PS2/MS2	PS3/MS3		Non-nuclear safety
	>-1	IC-2			IC-3
		Class 3			Class 4 (Systems not important to safety)
		2	3		Non-classified
Germany	I&C function	Category 1	Category 2	Category 3	Non-classified
	I&C equipment	E1	E2		



The I&C team of EDF SEPTEN - Missions




Software and hardware qualification EDF technical rules



The I&C team of EDF SEPTEN - Missions



Expertise on I&C architectures and technologies




```

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity Test_Counter_VHDL is
    Port ( Clk_xxxHz : in std_logic;
          Step_Clk : in std_logic;
          Select_Clk : in std_logic;
          Clr_Count_Enable : in std_logic;
          Bcd0,Bcd1,Bcd2,Bcd3 : out std_logic_vector(3 downto 0) );
end Test_Counter_VHDL;

architecture Behavioral of Test_Counter_VHDL is
    Signal Q : std_logic_vector( 15 downto 0 );
    Signal Clk : std_logic;
begin
    -- 2x1bit multiplexer: Clk_xxx or Step_Clk = [Bt0]
    Clk <= Clk_xxxHz when Select_Clk='1' else
        Step_Clk;

    process ( Clk, Clr )
    begin
        if Clr='1' then
            Q <= (others => '0'); -- "0000000000000000"
        elsif rising_edge( Clk ) then
            Enable='1' then
    
```



The I&C team of EDF SEPTEN - Activities



National and international codes and standards

afcen




The I&C team of EDF SEPTEN - Activities



R&D strategy and activity management

```

public class JavaProgram {
    public Integer[] next() {
        for(int i = p.length - 1; i >= 0;
            i--) {
            p[i] = nextInteger(0);
        }
        return p;
    }
    throw new NoSuchElementException();
}
    
```



```

library IEEE;
use IEEE.Std_Logic_1164.ALL;
use IEEE.Std_Logic_1801.ALL;
use IEEE.Std_Logic_Unsigned.ALL;



entity Test_Counter_VHDL is
    Port (
        Clk_xxxHz : in Std_Logic;
        Step_Clk : in Std_Logic;
        Select_Clk : in Std_Logic;
        Clk_Count_Enable : in Std_Logic;
        Bcd0_Bcd1_Bcd2_Bcd3 : out Std_Logic_Vector(3 downto 0));
end Test_Counter_VHDL;

architecture Behavioral of Test_Counter_VHDL is
    Signal Q : Std_Logic_Vector(15 downto 0);
    Signal Clk : Std_Logic;

begin
    -- 24bit multiplexer: Clk_xxx or Step_Clk = (Bstn0)
    Clk <= Clk_xxxHz when Select_Clk='1' else
        Step_Clk;

    process (Clk, Clr)
    begin
        if Clr='1' then
            Q <= (others => '0'); -- "0000000000000000"
        elsif rising_edge(Clk) then
            if Count_Enable='1' then
                Q <= Q + 1;
            end if;
        end process;


        Bcd3 <= Q(15 downto 12);
        Bcd2 <= Q(11 downto 8);
        Bcd1 <= Q(7 downto 4);
        Bcd0 <= Q(3 downto 0);
    end Behavioral;
end Behavioral;
    
```



The I&C team of EDF SEPTEN - Activities



Expertise on I&C architectures and technologies




```

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity Test_Counter_VHDL is
    Port (
        Clk_xxxHz : in std_logic;
        Step_Clk : in std_logic;
        Select_Clk : in std_logic;
        Clr, Count_Enable : in std_logic;
        Bcd0, Bcd1, Bcd2, Bcd3 : out std_logic_vector(3 downto 0));
end Test_Counter_VHDL;

architecture Behavioral of Test_Counter_VHDL is
    Signal Q : std_logic_vector( 15 downto 0);
    Signal Clk : std_logic;
begin
    -- 2x1bit multiplexer: Clk_xxx or Step_Clk = [BtN0]
    Clk <= Clk_xxxHz when Select_Clk='1' else Step_Clk;

    process (Clk, Clr)
    begin
        if Clr='1' then
            Q <= (others => '0'); -- "0000000000000000"
        elsif rising_edge( Clk) then
            Count_Enable='1' then
    
```



The I&C team of EDF SEPTEN - Activities



I&C qualification and expertise for present and future fleet

