



# Test technology of FPGA-based safety I&C system of nuclear power plant





# Outline

• FPGA test background

• FPGA test process

• FPGA verification methodology

• FPGA test benches

• FPGA test application





# FPGA test background

- Application on FPGA-based safety I &C system of NPP
- For FPGA-based I&C systems, the testing activity needed satisfy the verification objectives of IEC62566 or NUREG CR7006 for safety application.
- With the complexity of FPGA design increasing, the FPGA testing confront significant challenges :
- Verification consumes more than 70% of resources
- Time to market affected
- Bugs remain undetected
- Conventional simulation inadequate
- Better approaches needed





## **FPGA test process**



## Test approach

Directed test :

-Testbenches without randomness, targeting a specific item in the verification plan.

-If the design is complex enough, it is impossible to cover all features with directed testbenches.

Random verification:

1) Generate random tests using random constrained stimuli generation.

- 2) Check for bugs and correct them if there are
- 3) Check for the coverage values. If not satisfying, add constraints and repeat from 1.





#### **Efficient test approach**







# What is verification methodology?

The methodology for constructing a software verification platform and providing the reusable verification platform.

# Why verification methodology can be used?

- 1) Not to re-develop new solutions
- 2) Not to spend time writing new code
- 3) To increase testing quality, more stable and reliable

## Focus on

- Random constrained stimuli generation
- Assertions
- Functional coverage





#### **Conventional verification system**

DUT: Design Under Test



- Not reusability





# Layered verification system







# **Random constrained stimuli generation**

-Define random variables and constrants

-Ask the random solver to find a random set of variables that satisfies the constraints

-Constraints can be added, disabled to create different tests.

-It would be hard to mark a routine to randomly generate one of the legal combinations using only direct randomization of variables





## Assertions

- Tools for automatic checking of properties
- prove how the design behavior can meet the requirements
- Assertions are instantiated similarly to other design blocks and are active for the entire simulation

- The simulator keeps track of what assertions have triggered, and so you can gather functional coverage data on them





#### Test coverage

• RTL code coverage

-Statement, decision, condition, path, toggle, triggering, FSM -100% of statement, decision and condition, path

- Quality metrics
  - Bug detection frequency
  - Length of simulation
  - Simulation Minimize
- Functional coverage
- Requirement coverage
- Regression test
  - Quantitative stopping criterion
  - Test more but simulate less





# Test benches structure







It is important to conceptually divide testbenches into blocks, depending on the function:

- Generator of high-level input data
- Driver: read the high-level input data and drive the DUT input ports.
- Output monitor: read data from the DUT's output ports.
- Output checking: check correctness of the output

This allows easier readability and reuse. If the DUT input protocol change, only the driver must change. This requirement is most important for big systems, with a lot of reuse and efficiency.





#### **FPGA Test application**

Simulation verification tool: Medolsim10.0b DUT: IO-bus







#### **Verification platform**







#### Schematic diagram







### Simulation wave

ModelSim SE 10.0b					
File Edit View Compile Simulate Add Wave Tools Layout Window Help					
] D• <b># 8 % 8</b>   <b>% 6 6</b> 22	◎੶⋪₽₽₿║と₧	ſĿŢĔŦĴQQQQ	· 🔁 🛛 🖈 🖫 🖡 📕 👖		
🖉 🔁 - 🛧 🛶 🛛 🖺 100 ns 🕏 🖺 🖺 😫 🌋 🏐 i i i i i i i i i i i i i i i i i i					
🖉 ault 🚟 🛨 🖪 🗶 🔢 Wave - Default 🚃					
Tinstance	Msgs		<b>T T</b>	<b>T T</b>	
env rcv2s drv2s gen2i DUT vtop/dut/dk vtop/dut/reset drv2s drv2s		www.www.	non non non		nuuru -
Gene     Gene     fop/dut/data     Gene     fop/dut/data     Gene     fop/dut/data     fop/dut/mem_t     fop/dut/mem_t     fop/dut/mem_t     fop/dut/mem_t	10011101 00000000 en St0		<u> </u>	<u>, , , , , , , , , , , , , , , , , , , </u>	<u>, , , , , , , , , , , , , , , , , , , </u>
- reciev					
- i reciev	110111111 0000000	<u> </u>			<u></u>
- driver	10011101 00000000			<u> </u>	<u> </u>
- dcfg //top/dut/port2	00100000 0000000			1 1 1 1 1 1 1 1 100 100000	
🖃 🚽 top 🗍 🚽 🖓 /top/dut/port3	11100100 0000000				
	_0 St0				
I I I I I I I I I I I I I I I I I I I	2 Sto	hund mart mart market a			
	w 1580 ns 50 ns	100 ns 150 ns 200 ns	250 ns 300 ns 350 ns 4	00 ns 450 ns 500 ns 550 i	ns 600 ns
			£		
In the sections	L A Cover Directives PE Covergroup	s Top sy , by file and Ways			
A Transcript					<u></u>
<pre># 1 # Break in Module top at top.sv line 53</pre>					
VSIM 3>					•
Now: 1,580 ns Delta: 2 sim:/top/#	INITIAL#46		22 ns to 618 ns	Covergroups Filter: NoFilte	er Recursive Mode





#### **Data flow**







#### Coverage



# Warning: Signal '/top/intf' either has no drivers or driver(s) not recognized by causality analysis # Warning: Signal '/top/dut' either has no drivers or driver(s) not recognized by causality analysis

VSIM 55>

Now: 62,231,135 ns Delta: 0 sim:/top/dut Recursive Mo





# Thank you for your attention! Question & Comments?



